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Switching Circuits with Fast Response and Low Power Drain 
S
A new family of logic circuits have response times no 
longer than 10 nanoseconds and drain only milliwatts 
of power. The family includes AND and NAND gates 
with their associated monostables, bistables, delays, 
and oscillators. The basic circuits form the basis of 
all logic functions; thus they can be used in various 
types of digital-data-processing systems. 
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Circuits of AND Gate (A) and NAND Gate (B)
through Ql. Transistors Qi, Q2, and Q3 form a tran-
sistor network. In operation, when both driving tunnel 
diodes CR2 and CR3 are in their high-voltage state, 
both input transistors Q2 and Q3 are cut off. The re-
sultant low voltage across R2, a series feedback re-
sistor, allows Ql to carry all current I. The collector 
current of Ql now switches CR1 to its high-voltage 
state, creating a high voltage at the output terminal 
A-B. When CR2 or CR3, one or both, is in the low-
voltage state, its associated input transistor (Q2 or Q3) 
conducts all current I from -VI. The resultant voltage 
across series feedback resistor R2 is applied to the 
base of and cuts off Ql; thus no current flows through 
CR1 with the result that the output voltage is essen-
tially zero., Thus this circuit provides an AND-gate 
logic function. Suitable choice of components can 
make the power drain on the gate 2 mW; the re-
sponse time, S 10 nanoseconds. 
In a NAND gate (Fig. lB) the input signals are 
taken across tunnel diodes CR5 and CR6 and applied 
to input transistors Q5 and Q6. The output is taken 
across CR4. A state of high-voltage output exists 
across CR4 whenever both driving tunnel diodes CR5 
and CR6 are not in the high-voltage state; more spe-
cifically, when one or both are ina low-voltage state, 
the associated input transistor conducts current 1. 
This conduction causes CR4 to be in its high-voltage 
state and generate an output signal. The voltage under 
this condition at the junction of R5 and R6, which 
form a series feedback resistor, is applied to the base 
of and cuts off Q4. However, when all the driving 
tunnel diodes are in the high-voltage state, none of the 
input transistors conducts and CR4 is in its low-volt-
age state; zero voltage at the junction of R5 and R6 
allows Q4 to conduct all current 1. Thus the circuit 
acts as a NAND gate. 
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The input signals of an AND circuit (Fig. IA) are 
derived across tunnel diodes CR2 and CR3 and ap-
plied to transistors Q2 and Q3. The output is taken 
across CR1 which is connected to the voltage source
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A circuit is provided having low output impedance 
and high input impedance whereby it can be used in 
a logic chain without need of coupling elements with 
their inherent disadvantages. Moreover the system 
operates from a single-level voltage source and has a 
substantially constant current drain, so that noise 
spikes and need for a multilevel-voltage source are 
eliminated. 
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